Edelstein et al., 1995 - Google Patents

VLSI on-chip interconnection performance simulations and measurements

Edelstein et al., 1995

Document ID
17543222336980416682
Author
Edelstein D
Sai-Halasz G
Mii Y
Publication year
Publication venue
IBM Journal of Research and Development

External Links

Snippet

We examine electrical performance issues associated with advanced VLSI semiconductor on-chip interconnections or “interconnects.” Performance can be affected by wiring geometry, materials, and processing details, as well as by processor-level needs …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards

Similar Documents

Publication Publication Date Title
Edelstein et al. VLSI on-chip interconnection performance simulations and measurements
Deutsch et al. Modeling and characterization of long on-chip interconnections for high-performance microprocessors
Ruehli et al. Capacitance models for integrated circuit metallization wires
US6826517B2 (en) Method and apparatus for simulating manufacturing, electrical and physical characteristics of a semiconductor device
Sylvester et al. Interconnect scaling: Signal integrity and performance in future high-speed CMOS designs
Sim et al. A unified RLC model for high-speed on-chip interconnects
Jiao et al. A layered finite element method for electromagnetic analysis of large-scale high-frequency integrated circuits
US7373627B2 (en) Method of designing wiring structure of semiconductor device and wiring structure designed accordingly
Cho et al. Interconnect capacitance, crosstalk, and signal delay for 0.35/spl mu/m CMOS technology
EP2438644A2 (en) Vertical coplanar waveguide with tunable characteristic impedance, design structure and method of fabricating the same
Chandrakar et al. Impact of TSV bump and redistribution layer on crosstalk delay and power loss
Gutmann Advanced silicon IC interconnect technology and design: present trends and RF wireless implications
Frye Physical scaling and interconnection delays in multichip modules
Lin Measured capacitance coefficients of multiconductor microstrip lines with small dimensions
Goren et al. An interconnect-aware methodology for analog and mixed signal design, based on high bandwidth (over 40 GHz) on-chip transmission line approach
Afonso et al. Modeling and electrical analysis of seamless high off-chip connectivity (SHOCC) interconnects
Salmon Evaluation of thin film MCM materials for high-speed applications
Edelstein Three-dimensional capacitance modeling of advanced multilayer interconnection technologies
US7434186B1 (en) Method and system for calculating high frequency limit capacitance and inductance for coplanar on-chip structure
Edelstein Copper chip technology
Zheng et al. Wires as interconnects
Khursheed et al. Automation of optimal metal density filling for deep sub micron technology designs
Jin et al. Non-uniform multi-layer IC interconnect transmission line characterization for fast signal transient simulation of high-speed/high-density VLSI circuits
Anand et al. Optimization study of VLSI interconnect parameters
Xu Electrical evaluation and modeling of through-strata-vias (TSVs) in three-dimensional (3D) integration