Academia.eduAcademia.edu

Fig. 1. Proposed Temperature Sensor  In this section, simulation result of the proposed op amp is described. The presented Op amp has been designed in 90nm CMOS process with 500fF load capacitor and simulated in  cadence analog and digital design system.

Figure 1 Proposed Temperature Sensor In this section, simulation result of the proposed op amp is described. The presented Op amp has been designed in 90nm CMOS process with 500fF load capacitor and simulated in cadence analog and digital design system.