Academia.eduAcademia.edu

Outline

Title
Abstract
Introduction
Overview of the Four-Stage Pipeline
Analysis of the Pipeline
Scheduling of the Proposed Design
Component Designs
Design
Conclusion
References
All Topics
Engineering
Electrical and Electronic Engineering

A QFHD 30fps HEVC Decoder Design

Profile image of Tian Sheuan ChangTian Sheuan Chang

2016, IEEE Transactions on Circuits and Systems for Video Technology

https://doi.org/10.1109/TCSVT.2015.2409019
visibility

…

description

13 pages

link

1 file

Abstract
sparkles

AI

This paper presents an innovative design for a QFHD 30fps HEVC decoder, addressing the challenges posed by ultra high definition video processing. By leveraging HEVC's advanced coding techniques, such as large hierarchical units and complex prediction modes, the design aims to enhance coding efficiency while minimizing computational complexity and memory bandwidth requirements. The proposed solution integrates a simplified structure for real-time performance, demonstrating significant potential to meet the growing demand for high-efficiency video coding.

Related papers

A unified architecture for fast HEVC intra-prediction coding
Damian Ruiz

Journal of Real-Time Image Processing, 2017

The high efficiency video coding (HEVC) is the new video coding standard, which obtains over 50% bit rate savings compared with H.264/AVC for the same perceptual quality. Intra-prediction coding in HEVC achieves high coding performance in expense of high computational complexity, due to the exhaustive evaluation of all available coding units (CU) sizes, with up to 35 prediction modes for each CU, selecting the one with the lower rate distortion cost, among other new features. This paper presents a Unified Architecture to form a novel fast HEVC intra-prediction coding algorithm, denoted as fast partitioning and mode decision. This approach combines a fast partitioning decision algorithm, based on decision trees, which are trained using machine learning techniques, and a fast mode decision algorithm, based on a novel texture orientation detection algorithm, which computes the mean directional variance along a set of co-lines with rational slopes using a sliding window over the prediction unit. Both algorithms proposed apply a similar approach, exploiting the strong correlation between several image features and the optimal CTU partitioning and the optimal prediction mode. The key point of the combined approach is that both algorithms compute the image features with low complexity, and the partition decision and the mode decision can also be taken with low complexity, using decision trees (if-else statements) and by selecting the minimum directional variance between a reduced set of directions. This approach can be implemented using any combination of nodes, obtaining a wide range of time savings, from 44 to 67%, and light penalties from 1.1 to 4.6%. Comparisons with similar state-of-the-art works show the proposed approach achieves the best trade-off between complexity reduction and rate distortion.

View PDFchevron_right
Efficient coding unit size selection based on texture analysis for HEVC intra prediction
thanuja Mallikarachchi

2014 IEEE International Conference on Multimedia and Expo (ICME), 2014

Determining the best partitioning structure for a given Coding Tree Unit (CTU) is one of the most time consuming operations within the HEVC encoder. The brute force search through quadtree hierarchy has a significant impact on the encoding time of high definition (HD) videos. This paper presents a fast coding unit size decision-taking algorithm for intra prediction in HEVC. The proposed algorithm utilizes a low complex texture analysis technique based on the local range property of a pixel in a given neighborhood. Simulation results show that the proposed algorithm achieves an average of 72.24% encoding time efficiency improvement with similar rate distortion performance compared to HEVC reference software HM12.0 for HD videos.

View PDFchevron_right
An overview of the emerging HEVC standard
Philippe Bordes

This paper presents an overview of the upcoming High Efficiency Video Coding standard (HEVC). Among all HEVC requirements, HEVC has to divide by a factor of 2 the bitrate of the current state-of-the-art standard H.264/AVC. At the 8 th standardization meeting, the joint collaborative team (JCT) has reached the goal and even more has reduced the bitrate up to 70% compared to AVC/H.264 at constant quality (psychovisual tests). This paper will present a state-of-the-art of current coding and parallelism tools available in the HEVC standard.

View PDFchevron_right
An Efficient Fast Hevc Encoding Technique
ahmad mazhar

2016

HEVC video coding standard uses a structure of flexible Coding Unit (CU) quad tree. This flexibility increases the coding efficiency and allows the standard to achieve better rate-distortion performance compared to its prior H.264/MPEG-4 AVC. The improvement of coding efficiency came at the cost of high encoding complexity. This paper presents a fast algorithm to reduce the encoding complexity by an early termination decision with reference frame selection. Experimental results for seven standard video sequences show that the proposed algorithm can save up to 53.79% of the encoding time compared to the original HM14. Different video sequences with different frame rates, quantization parameters and resolutions were used in the experiments. The paper also presented the effect of changing resolutions, frame rates and bit rates on compression efficiency for both HM and the proposed algorithm. In comparison with the original software, the proposed algorithm presents significant improveme...

View PDFchevron_right
Analysis of fast coding unit size decision algorithms for HEVC
chitra pl

HEVC (High Efficiency video coding) standard produces better compression rate compared with its previous standards H.264/AVC (Advanced Video Coding). HEVC employs hetero block sizes and its coding structure has three main units called coding unit (CU), prediction unit (PU), and transform unit (TU).Coding unit has to be split into multiple coding block and prediction type (intra or inter prediction with 35 intra prediction modes) is decided at each coding block. Splitting of CU using quad tree structure helps in high compression efficiency ratio but involves lot of computational complexity as all combinations of mode candidates are calculated to get minimum RD (rate distortion) cost. The computational complexity on encoder were due to the optimization processing in the efficient coding tools, especially the rate distortion(RD) optimization on coding unit (CU), prediction unit, and transform unit. To reduce the computational complexity and achieve high coding efficiency many fast CU size decision algorithms for intra and inter coding which reduce the depth level were proposed. This paper reviews those algorithms and analysis its performance.

View PDFchevron_right
The emerging High Efficiency Video Coding standard (HEVC)
Awais Khan

IOP Conference Series: Materials Science and Engineering, 2013

High definition video is becoming popular day by day due to desire for superior level quality and high resolution video. The upcoming High Efficiency Video Coding (HEVC) standard is designed to serve diverse range of applications like HDTV, video conferencing, fast internet streaming and videophone. This paper describes the performance analysis of HEVC with H.264/AVC video coding standard. Various 1920x1080 resolution high definition sequences are used to check the efficiency of HEVC. Simulation results show that HEVC in comparison to H.264 results in 52 % (average) bit rate improvement without significantly affecting the subjective and objective quality of video.

View PDFchevron_right
Performance Overview of the Latest Video Coding Proposals: HEVC, JEM and VVC
Otoniel López Granado

Journal of Imaging

The audiovisual entertainment industry has entered a race to find the video encoder offering the best Rate/Distortion (R/D) performance for high-quality high-definition video content. The challenge consists in providing a moderate to low computational/hardware complexity encoder able to run Ultra High-Definition (UHD) video formats of different flavours (360°, AR/VR, etc.) with state-of-the-art R/D performance results. It is necessary to evaluate not only R/D performance, a highly important feature, but also the complexity of future video encoders. New coding tools offering a small increase in R/D performance at the cost of greater complexity are being advanced with caution. We performed a detailed analysis of two evolutions of High Efficiency Video Coding (HEVC) video standards, Joint Exploration Model (JEM) and Versatile Video Coding (VVC), in terms of both R/D performance and complexity. The results show how VVC, which represents the new direction of future standards, has, for th...

View PDFchevron_right
Inter Prediction Complexity Reduction for HEVC based on Residuals Characteristics
kanayah Saurty

International Journal of Advanced Computer Science and Applications, 2016

High Efficiency Video Coding (HEVC) or H.265 is currently the latest standard in video coding. While this new standard promises improved performance over the previous H.264/AVC standard, the complexity has drastically increased due to the various new improved tools added. The splitting of the 64×64 Largest Coding Unit (LCU) into smaller CU sizes forming a quad tree structure involves a significant number of operations and comparisons which imposes a high computational burden on the encoder. In addition, the improved Motion Estimation (ME) techniques used in HEVC inter prediction in order to ensure greater compression also contribute to the high encoding time. In this paper, a set of standard thresholds are identified based on the Mean Square (MS) of the residuals. These thresholds are used to terminate the CU splitting process and to skip some of the inter modes processing. In addition, CUs with large MS values are split at a very early stage. Experimental results show that the proposed method can effectively reduce the encoding time by 62.2% (70.8% for ME) on average, compared to HM 10, yielding a BD-Rate of only 1.14%.

View PDFchevron_right
Overview of the High Efficiency Video Coding (HEVC) Standard
Sandra Ilić

—High Efficiency Video Coding (HEVC) is currently being prepared as the newest video coding standard of the ITU-T Video Coding Experts Group and the ISO/IEC Moving Picture Experts Group. The main goal of the HEVC standardization effort is to enable significantly improved compression performance relative to existing standards—in the range of 50% bit-rate reduction for equal perceptual video quality. This paper provides an overview of the technical features and characteristics of the HEVC standard. Index Terms—Advanced video coding (AVC), H.264, High Efficiency Video Coding (HEVC), Joint Collaborative Team on Video Coding (JCT-VC), Moving Picture Experts Group (MPEG), MPEG-4, standards, Video Coding Experts Group (VCEG), video compression.

View PDFchevron_right
Algorithm and Architecture Design of the H.265/HEVC Intra Encoder
Akash puranik

— Improved video coding techniques introduced in the H.265/High Efficiency Video Coding (HEVC) standard allow video encoders to achieve better compression efficiencies. On the other hand, the increased complexity requires a new design methodology able to face challenges associated with ever higher spatiotemporal resolutions. This paper presents a computationally scalable algorithm and its hardware architecture able to support intra encoding up to 2160p@30 frames/s resolution. The scalability allows a tradeoff between the throughput and the compression efficiency. In particular, the encoder is able to check a variable number of candidate modes. The rate estimation based on bin counting and the distortion estimation in the transform domain simplify the rate–distortion analysis and enable the evaluation of a great number of candidate intra modes. The encoder preselects candidate modes by the processing of 8 × 8 predictions computed from original samples. The preselection shares hardware resources used for the processing of predictions generated from reconstructed samples. To support intra 4×4 modes for the 2160p@30 frames/s resolution, the encoder incorporates a separate reconstruction loop. The processing of blocks with different sizes is interleaved to compensate for the delay of reconstruction loops. Implementation results show that the encoder utilizes 1086k gates and 52-kB on-chip memories for TSMC 90 nm. The main reconstruction loop can operate at 400 MHz, whereas the remaining modules work at 200 MHz. For 2160p@30 frames/s videos, the average BD-rate is 5.46% compared with that of the HM software. Index Terms— Field-programmable gate array (FPGA), H.265/High Efficiency Video Coding (HEVC), intra prediction, video coding, very-large-scale integration (VLSI) architecture.

View PDFchevron_right

References (28)

  1. High Efficiency Video Coding, ITU-T Rec. H.265, Apr. 2013.
  2. G. J. Sullivan, J.-R. Ohm, W.-J. Han, T. Wiegand, "Overview of the High Efficiency Video Coding (HEVC) Standard," in IEEE Tran. Circuits Syst. Video Technol., vol. 22, no. 12, Dec. 2012, pp. 1649-1668.
  3. B. Li, G. J. Sullivan, and J. Xu, "Comparison of compression performance of HEVC Draft 9 with AVC high Profile and performance of HM9.0 with temporal scalability characteristics", JCTVC-L0322, Jan. 2013.
  4. S. Cho and H. Kim, "Hardware implementation of a HEVC decoder," JCTVC-L0096, Jan. 2013.
  5. C.-T. Huang, M. Tikekar, C. Juvekar, V. Sze and A. Chandrakasan, "A 249Mpixel/s HEVC video-decoder chip for Quad Full HD applications", in ISSCC Dig. Tech. Papers, 2013, pp. 162-163.
  6. C.-H. Tsai, H.-T. Wang, C.-L. Liu, Y. Li, and C.-Y. Lee, "A 446.6K-gates 0.55-1.2V H.265/HEVC decoder for next generation video applications," in Proc. ASSCC, 2013, pp. 305-308.
  7. P.-T. Chiang and T. S. Chang, "A reconfigurable inverse transform architecture design for HEVC decoder," in Proc. ISCAS, 2013, pp. 1006-1009.
  8. J.-S. Park, W.-J. Nam, S.-M. Han and S. Lee, "2-D large inverse Transform (16x16, 32x32) for HEVC (High Efficiency Video Coding)," J. Semi. Tech. Sci., vol. 12, no. 2, pp. 203-211, June 2012.
  9. J. Zhu, Z. Liu, and D. Wang, "Fully pipelined DCT/IDCT/Hadamard unified transform architecture for HEVC Codec," in Proc. ISCAS, 2013, pp. 677-680.
  10. W. Zhao, T. Onoye, and T. Song, "High-performance multiplierless transform architecture for HEVC," in Proc. ISCAS, 2013, pp. 1668-1671. 265
  11. E. Kalali, Y. Adibelli, and I. Hamzaoglu, "A High performance and low energy intra prediction hardware for HEVC video decoding," in Proc. DASIP, 2012.
  12. Z. Guo, D. Zhou and S. Goto, "An optimized MC interpolation architecture for HEVC," in Proc. ICASSP, 2012, p.p1117-1120.
  13. V. Afonso, H. Maich, L. Agostini and D. Franco, "Low cost and high throughput FME interpolation for the HEVC emerging video coding standard," in Proc. LASCAS, 2013, pp. 1-4.
  14. W. Shen, Q. Shang, S. Shen, Y. Fan, and X. Zeng, "A high-throughput VLSI architecture for deblocking filter in HEVC," in Proc. ISCAS, 2013, pp. 673-676.
  15. D.-Y. Shen, T.-H. Tsai, "A 4x4-block level pipeline and bandwidth optimized motion compensation hardware design for H.264/AVC decoder", in Proc. ICME, 2009, pp. 1106-1109.
  16. C.-C. Lin, J.-I. Guo, H.-C. Chang, Y.-C. Yang, J.-W. Chen, M.-C. Tsai and J.-S. Wang, "A 160kGate 4.5kB SRAM H.264 video decoder for HDTV applications," in ISSCC Dig. Tech. Papers, 2006, pp. 406-407.
  17. C. Li, K. Huang, X. Yan, J. Feng, D. Ma and H. Ge, "A high efficient memory architecture for H. 264/AVC motion compensation," in Proc. ASAP, 2010, pp. 239-245.
  18. R.-G. Wang, J.-T. Li and C. Huang, "Motion compensation memory access optimization strategies for H.264/AVC decoder," in Proc. ICASSP, 2005, vol. 5, pp. 97-100.
  19. Y. Li and Y. He, "Bandwidth optimized and high performance interpolation architecture in motion compensation for H.264/AVC HDTV decoder," J. Signal Proc. Syst. vol. 52, no. 2, pp. 111-126, Aug. 2008.
  20. E. Matei, C. Praet, J. Bauweklinck, P. Cautereels and E. Lumley, "Novel data storage for H. 264 motion compensation: system architecture and hardware implementation," EURASIP J. Image and Video Proc., p.p1-12, Dec. 2011
  21. Y. Li, Y. Qu and Y. He. "Memory cache based motion compensation architecture for HDTV H. 264/AVC decoder," in Proc. ISCAS, 2007, pp. 2906-0909.
  22. T.-D. Chuang, L.-H. Chang, T.-W. Chiu, Y.-H. Chen and L.-G. Chen, "Bandwidth-efficient cache-based motion compensation architecture with DRAM-friendly data access control," in Proc. ICASSP, 2009, pp. 2009-2012.
  23. X. Chen, L. Peilin, Z. Jiayi, Z. Dajiang, and S. Goto, "Block-pipelining cache for motion compensation in high definition H.264/AVC video decoder," in Proc. ISCAS, 2009. pp. 1069-1072.
  24. G.-S. Yu and T. S. Chang, "Optimal Data Mapping for Motion Compensation in H.264 Video Decoding," in Proc. SiPS, 2007, pp. 505-508.
  25. L. C. Chiu and T. S. Chang, "A lossless embedded compression codec engine for HD video decoding," in Proc. VLSI-DAT, 2012, pp. 1-4.
  26. oViCs, "ViC-1 HEVC 4Kp120
  27. Decoder", http://ovics.com/wp-content/uploads/2014/01/ViC-1- ProdBrief-2014-011.pdf, 2014
  28. Pai-Tse Chiang received the B.S and M.S degrees in electronics engineering from National Chiao-Tung University, Hsinchu, Taiwan, in 2011 and 2013, respectively. His current research interests include digital signal processing, video coding and system- on-chip design.

Related papers

Content-Adaptive Feature-Based CU Size Prediction for Fast Low-Delay Video Encoding in HEVC
thanuja Mallikarachchi

IEEE Transactions on Circuits and Systems for Video Technology, 2016

Determining the best partitioning structure of a Coding Tree Unit (CTU) is one of the most time consuming operations in HEVC encoding. Specifically, it is the evaluation of the quadtree hierarchy using the Rate-Distortion (RD) optimization that has the most significant impact on the encoding time, especially in the cases of High Definition (HD) and Ultra High Definition (UHD) videos. In order to expedite the encoding for low delay applications, this paper proposes a Coding Unit (CU) size selection and encoding algorithm for inter-prediction in the HEVC. To this end, it describes (i) two CU classification models based on Inter N×N mode motion features and RD cost thresholds to predict the CU split decision, (ii) an online training scheme for dynamic content adaptation, (iii) a motion vector reuse mechanism to expedite the motion estimation process, and finally introduces (iv) a computational complexity to coding efficiency trade-off process to enable flexible control of the algorithm. The experimental results reveal that the proposed algorithm achieves a consistent average encoding time performance ranging from 55%-58% and 57%-61% with average Bjøntegaard Delta Bit Rate (BDBR) increases of 1.93%-2.26% and 2.14%-2.33% compared to the HEVC 16.0 reference software for the low delay P and low delay B configurations, respectively, across a wide range of content types and bit rates.

View PDFchevron_right
A unified and pipelined hardware architecture for implementing intra prediction in HEVC
Gangadharan Esakki, Marios S Pattichis

2014 Southwest Symposium on Image Analysis and Interpretation, 2014

The High Efficiency Video Coding (HEVC) standard can achieve significant improvements in coding performance over H.264/AVC. To achieve significant coding improvements in intra-predictive coding, HEVC relies on the use of an extended set of intra-prediction modes and prediction block sizes. This paper presents a unified hardware architecture for implementing all 35 intra-prediction modes that include the planar mode, the DC mode, and all angular modes for all prediction unit (PU) sizes ranging from 4 × 4 to 64 × 64 pixels. We propose the use of a unified reference sample indexing scheme that avoids the need for sample re-arrangement suggested in the HEVC reference design. The hardware architecture is implemented on a Xilinx Virtex 5 device (XC5VLX110T) for which we report power measurements, resource utilization, and the average number of required cycles per pixel.

View PDFchevron_right
iCUS: Intelligent CU Size Selection for HEVC Inter Prediction
thanuja Mallikarachchi

IEEE Access, 2020

The hierarchical quadtree partitioning of Coding Tree Units (CTU) is one of the striking features in HEVC that contributes towards its superior coding performance over its predecessors. However, the brute force evaluation of the quadtree hierarchy using the Rate-Distortion (RD) optimisation, to determine the best partitioning structure for a given content, makes it one of the most time-consuming operations in HEVC encoding. In this context, this paper proposes an intelligent fast Coding Unit (CU) size selection algorithm to expedite the encoding process of HEVC inter-prediction. The proposed algorithm introduces (i) two CU split likelihood modelling and classification approaches using Support Vector Machines (SVM) and Bayesian probabilistic models, and (ii) a fast CU selection algorithm that makes use of both offline trained SVMs and online trained Bayesian probabilistic models. Finally, (iii) a computational complexity to coding efficiency trade-off mechanism is introduced to flexibly control the algorithm to suit different encoding requirements. The experimental results of the proposed algorithm demonstrate an average encoding time reduction performance of 53.46%, 61.15%, and 58.15% for Low Delay B, Random Access, and Low Delay P configurations, respectively, with Bjøntegaard Delta-Bit Rate (BD-BR) losses of 2.35%, 2.9%, and 2.35%, respectively, when evaluated across a wide range of content types and quality levels. INDEX TERMS Coding unit (CU), encoder complexity reduction, high efficiency video coding (HEVC), inter-prediction, support vector machine (SVM).

View PDFchevron_right
HEVC-Overview
Ming Ta Lin

— High-Efficiency Video Coding (HEVC) is currently being prepared as the newest video coding standard of the ITU-T Video Coding Experts Group (VCEG) and the ISO/IEC Moving Picture Experts Group (MPEG). The main goal of the HEVC standardization effort is to enable significantly improved compression performance relative to existing standards – in the range of 50% bit rate reduction for equal perceptual video quality. This article provides an overview of the technical features and characteristics of the HEVC standard.

View PDFchevron_right
Intra Coding of the HEVC Standard
chen xiangdong

This paper provides an overview of the intra coding techniques in the High Efficiency Video Coding (HEVC) standard being developed by the Joint Collaborative Team on Video Coding (JCT-VC). The intra coding framework of HEVC follows that of traditional hybrid codecs and is built on spatial sample prediction followed by transform coding and postprocessing steps. Novel features contributing to the increased compression efficiency include a quadtree-based variable block size coding structure, block-size agnostic angular and planar prediction, adaptive pre-and postfiltering, and prediction direction-based transform coefficient scanning. This paper discusses the design principles applied during the development of the new intra coding methods and analyzes the compression performance of the individual tools. Computational complexity of the introduced intra prediction algorithms is analyzed both by deriving operational cycle counts and benchmarking an optimized implementation. Using objective metrics, the bitrate reduction provided by the HEVC intra coding over the H.264/advanced video coding reference is reported to be 22% on average and up to 36%. Significant subjective picture quality improvements are also reported when comparing the resulting pictures at fixed bitrate.

View PDFchevron_right

Related topics

  • Electrical and Electronic Engine...
    • 580 California St., Suite 400
    San Francisco, CA, 94104
    © 2025 Academia. All rights reserved