Academia.eduAcademia.edu

Outline

Applying TAME to I/O automata: A user's perspective

Abstract

Mechanical theorem provers have been shown to expose proof errors, some of them serious, that humans miss. Mechanical provers will be applied more widely if they are easier to use. The tool TAME (Timed Automata Modeling Environment) provides an interface to the prover PVS to simplify specifying and proving properties of automata models.

References (32)

  1. A. Alborghetti, A. Gargantini, and A. Morzenti. Providing automated support to deductive analysis of time critical systems. In Proc. 6th Eur. Software Eng. Conf. (ESEC/FSE'97), Lect. Notes in Comp. Sci., pages 211{226. Springer-Verlag, 1997.
  2. M. Archer. Tools for simplifying proofs of properties of timed automata: The TAME template, theories, and strategies. Technical Report NRL/MR/5540{99- 8359, NRL, Wash., DC, 1999.
  3. M. Archer and C. Heitmeyer. Mechanical veri cation of timed automata: A case study. In Proc. 1996 IEEE Real-Time Technology and Applications Symp. (RTAS'96). IEEE Computer Society Press, 1996.
  4. Myla Archer and Constance Heitmeyer. Human-style theorem proving using PVS. In Theorem Proving in Higher Order Logics (TPHOLs'97), volume 1275 of Lect. Notes in Comp. Sci., pages 33{48. Springer-Verlag, 1997.
  5. Myla Archer and Constance Heitmeyer. Verifying hybrid systems modeled as timed automata: A case study. In Hybrid and Real-Time Systems (HART'97), volume 1201 of Lect. Notes in Comp. Sci., pages 171{185. Springer-Verlag, 1997.
  6. Myla Archer, Constance Heitmeyer, and Steve Sims. TAME: A PVS interface to simplify proofs for automata models. In Proc. User Interfaces for Theorem Provers 1998, Eindhoven, Netherlands, July 1998. Eindhoven Univ. of Technology.
  7. Oleg Cheiner. Private communication. February, 1999.
  8. M. Devillers. Veri cation of a tree-identity protocol. See the URL http://www.cs.kun.nl/ marcod/1394.html, 1997.
  9. M. Devillers, D. Gri oen, J. Romijn, and F. Vaandrager. Veri cation of a leader election protocol|formal methods applied to IEEE 1394. Formal Methods in Sys- tem Design. To appear.
  10. Marco Devillers. Private communication. January, 1999.
  11. S. J. Garland and N. A. Lynch. The IOA Language and Toolset: Support for Designing, Analyzing, and Building Distributed Systems. Draft. MIT Lab. for Computer Sci., August, 1998.
  12. C. Heitmeyer, J. Kirby, B. Labaw, M. Archer, and R. Bharadwaj. Using abstraction and model checking to detect safety violations in requirements speci cations. IEEE Trans. on Softw. Eng., 24(11), November 1998.
  13. Pertti Kellomaki. Mechanical Veri cation of Invariant Properties of DisCo Speci- cations. PhD thesis, Tampere University of Technology, Finland, November 1997.
  14. L. Lamport. How to write a proof. Technical report, Digital Equipment Corp., System Research Center, February 1993. Research Report 94.
  15. Patrick Lincoln. Private communication. July, 1998.
  16. Victor Luchangco. Using simulation techniques to prove timing properties. Mas- ter's thesis, MIT, June 1995.
  17. N. Lynch and M. Tuttle. An introduction to Input/Output automata. CWI- Quarterly, 2(3):219{246, September 1989. Centrum voor Wiskunde en Informatica, Amsterdam, The Netherlands.
  18. N. Lynch and F. Vaandrager. Forward and backward simulations for timing-based systems. In Proc. of REX Workshop \Real-Time: Theory in Practice", volume 600 of Lect. Notes in Comp. Sci., pages 397{446. Springer-Verlag, 1991.
  19. Olaf Mueller. A Veri cation Environment for I/O Automata Based on Formalized Meta-Theory. PhD thesis, Technische Universitaet Muenchen, September 1998.
  20. J. Romijn. Tackling the RPC-Memory Speci cation Problem with I/O automata. Addendum. URL http://www.cwi.nl/ judi/papers/dagstuhl proofs.ps.gz.
  21. J. Romijn. Tackling the RPC-Memory Speci cation Problem with I/O automata. In M. Broy, S. Merz, and K. Spies, editors, Formal Systems Speci cation | The RPC-Memory Speci cation Case, volume 1169 of Lect. Notes in Comp. Sci., pages 437{476. Springer-Verlag, 1996.
  22. P. Rudnicki and A. Trybulec. A note on \How to Write a Proof". In Proc. 1992 Workshop on Types and Proofs for Programs, June 1996.
  23. N. Shankar, S. Owre, and J. Rushby. The PVS proof checker: A reference manual. Technical report, Computer Science Lab., SRI Intl., Menlo Park, CA, 1993.
  24. J. Skakkebaek and N. Shankar. Towards a duration calculus proof assistant in PVS. In Third Intern. School and Symp. on Formal Techniques in Real Time and Fault-Tolerant Systems, Lect. Notes in Comp. Sci. Springer-Verlag, 1994.
  25. If a node has left the initial stage then all links, or all links but one, are child links. I4(e; f; v) target(e) = target(f) = v ^e 6 = f ! init v] _ child e] _ child(f)
  26. If a node is in the initial stage, then none of its neighbors is involved in root con- tention.
  27. If a node is involved in root contention, then all its incoming links are empty. I8(e) contention target(e)] ! mq e] = empty
  28. A node never sends a parents request to its children. I10(e) mq e] 6 = empty ^:hd(mq e]) ! :child e ?1 ]
  29. Two nodes can never be children of each other. I11(e) child e] ! :child e ?1 ]
  30. All incoming liks of the source of a child link, except for its inverse, are child links as well.
  31. There is at most one node for which all incoming links are child links. I15 (9v8e 2 to(v) : child e]) ! (9!v8e 2 to(v) : child e])
  32. 7 We have dropped the argument v to I15.