Academia.eduAcademia.edu

Outline

Title
Abstract
References
All Topics
Engineering
Materials Engineering

Quantum dots for memory applications

Profile image of Panagiotis DimitrakisPanagiotis Dimitrakis

2013, physica status solidi (a)

https://doi.org/10.1002/PSSA.201300029
visibility

…

description

15 pages

link

1 file

Abstract

In this paper, we review the fabrication and the electrical characteristics of metal-insulator-semiconductor (MIS) devices with semiconductor quantum dots (QD) embedded into the gate dielectric. Our results originate from experiments performed the last decade and cover Si QDs realized by low-energy ion-beam synthesis (IBS) as well as GaN QDs formed by molecular beam deposition (MBD). Besides the basic capacitance-to-voltage (C-V) and current-to-voltage (I-V) characterization, the memory properties of the fabricated MIS devices were investigated in terms of memory window under pulse operation and charge retention. The optimization of Si-QD memory cells is reviewed and a methodology for both the extraction of various device parameters and the identification of mechanisms governing the charge loss process are presented. GaN QDs, which exhibit negative conduction band-offset with respect to the Si conduction band, offer an interesting alternative to Si QDs as discussed herein based on our investigations of GaN-QD capacitors fabricated by a complementary-metal-oxide-semiconductor (CMOS) compatible process.

Related papers

Fabrication of one-dimensional GaAs channel-coupled InAs quantum dot memory device by selective-area metal-organic vapor phase epitaxy
Devaraj Nataraj

Applied Physics Letters, 2005

View PDFchevron_right
Memory device application of wide-channel in-plane gate transistors with type-II GaAsSb-capped InAs quantum dots
Jen-inn Chyi

Applied Physics Letters, 2013

We demonstrate room-temperature electron charging/discharging phenomena of InAs quantum dots using wide-channel in-plane gate transistors. The device based on type-II GaAsSb-capped InAs quantum dots exhibits both the longer charging and discharging times than those of the type-I counterpart with GaAs capping layers. The slow charge relaxation of GaAsSb-capped InAs quantum dots and simple architecture of in-plane gate transistors reveal the potential of this device architecture for practical memory applications. V

View PDFchevron_right
Materials for Future Quantum Dot-Based Memories
khaled daqrouq

Journal of Nanomaterials, 2013

The present paper investigates the current status of the storage times in self-organized QDs, surveying a variety of heterostructures advantageous for strong electron and/or hole confinement. Experimental data for the electronic properties, such as localization energies and capture cross-sections, are listed. Based on the theory of thermal emission of carriers from QDs, we extrapolate the values for materials that would increase the storage time at room temperature to more than millions of years. For electron storage, GaSb/AlSb, GaN/AlN, and InAs/AlSb are proposed. For hole storage, GaSb/Al 0.9 Ga 0.1 As, GaSb/GaP, and GaSb/AlP are promising candidates.

View PDFchevron_right
Memory Operation of InAs Quantum Dot Heterostructure Field Effect Transistor
Songcheol Hong

Japanese Journal of Applied Physics, 2001

The memory operation of a self-assembled InAs quantum dot heterostructure field effect transistor (FET) is presented. The amount of trapped electrons in the quantum dots determines the gate-source capacitance and the drain current at a gate bias. In capacitance-voltage (C-V) measurement at low frequency, the quantum dots respond to the signal and a difference of capacitance was observed. These results imply that the memory operation is due to the charge trapping effect of InAs quantum dots.

View PDFchevron_right
Quantum Dot Channel Field-Effect Transistors and Non-Volatile Memories: Fabrication and Simulation
Jun Kondo

2017

View PDFchevron_right
MBE-grown Si and Si 1− x Ge x quantum dots embedded within epitaxial Gd 2 O 3 on Si(111) substrate for floating gate memory device
Apurba Laha

Nanotechnology, 2013

Si and Si 1−x Ge x quantum dots embedded within epitaxial Gd 2 O 3 grown by molecular beam epitaxy have been studied for application in floating gate memory devices. The effect of interface traps and the role of quantum dots on the memory properties have been studied using frequency-dependent capacitance-voltage and conductance-voltage measurements. Multilayer quantum dot memory comprising four and five layers of Si quantum dots exhibits a superior memory window to that of single-layer quantum dot memory devices. It has also been observed that single-layer Si 1−x Ge x quantum dots show better memory characteristics than single-layer Si quantum dots.

View PDFchevron_right
Room-temperature single-electron charging phenomena in large-area nanocrystal memory obtained by low-energy ion beam synthesis
P. Normand

Applied Physics Letters, 2002

We investigated the dependence of implantation dose on the charge storage characteristics of large-area n-channel metal-oxide-semiconductor field-effect transistors with 1-keV Si ϩ -implanted gate oxides. Gate bias and time-dependent source-drain current measurements are reported. Devices implanted with 1ϫ10 16 cm Ϫ2 Si dose exhibit a continuous ͑trap-like͒ charge storage process under both static and dynamic conditions. In contrast, for 2ϫ10 16 cm Ϫ2 implanted devices, electrons are stored in Si nanocrystals in discrete units at low gate voltages, as revealed by a periodic staircase plateau of the source-drain current with a low gate voltage sweep rate, and the step-like decrease of the time-dependent monitoring of the channel current. These observations of room-temperature single-electron storage effects support the pursuit of large-area devices operating on the basis of Coulomb blockade phenomena.

View PDFchevron_right
230 s room-temperature storage time and 1.14 eV hole localization energy in In0.5Ga0.5As quantum dots on a GaAs interlayer in GaP with an AlP barrier
Dieter Bimberg

Applied Physics Letters, 2015

View PDFchevron_right
Nonvolatile memory characteristics of metallic nanodots as charge-storage nodes
Kyoungmin Kim

Microelectronic Engineering, 2008

The charge and discharge properties of NiSi nanodots in the gate oxide of MOS and MOSFET devices were investigated in order to utilize as the charge-storage nodes in a nonvolatile floating-gate memory. NiSi nanodots were formed by sputtering Ni and successive exposing to SiH 4 gas. The memory characteristics of MOS and MOSFET devices which contain the NiSi nanodots in the gate oxide were obtained through the capacitance-voltage measurements and the transient threshold voltage shift measurements. The window of threshold voltage shift was achieved to be 2.5 V when the gate bias voltages of ±20 V were applied for 1 s and 500 ms, respectively. The retention time of MOSFET memory-cell was estimated to be about 10 years.

View PDFchevron_right
Growth and structure of In0.5Ga0.5Sb quantum dots on GaP(001)
Elisa Maddalena Sala, Gernot Stracke
View PDFchevron_right

References (37)

  1. B. DeSalvo (ed.), Silicon Non-Volatile Memories: Paths of Innovation (John Wiley & Sons, Inc., New York, 2009).
  2. D. Kahng and S. M. Sze, Bell Syst. Tech. J. 46, 1288 (1967).
  3. B. Govoreanu, D. P. Brunco, and J. Van Houdt, Solid-State Electron. 49, 1841 (2005).
  4. S. Tiwari, F. Rana, H. Hanafi, A. Hartstein, E. F. Crabbe, and K. Chan, Appl. Phys. Lett. 68, 1377 (1996).
  5. R. Rao, R. F. Steimle, M. Sadd, C. T. Swift, B. Hradsky, S. Straub, T. Merchant, M. Stoker, S. G. H. Anderson, M. Rossow, J. Yater, B. Acred, K. Harber, E. J. Prinz, B. E. White, Jr., and R. Muralidhar, Solid-State Electron. 48, 1463 (2004).
  6. T. Muller, K.-H. Heinig, and W. Moller, Appl. Phys. Lett. 81, 3049 (2002).
  7. T.-H. Hou, C. Lee, V. Narayanan, U. Ganguly, and E. C. Kan, IEEE Trans. Electron. Devices 53, 3095 (2006).
  8. J. Yater, M. Suhail, S.-T. Kang, J. Shen, C. Hong, T. Merchant, R. R. H. Gasquet, K. Loiko, B. Winstead, S. Williams, M. Rossow, W. Malloch, R. Syzdek, and G. Chindalore, IEEE Int. Memory Workshop (IMW), Monterey, USA, May 2009, pp. 1-2.
  9. J. Yater, C. Hong, S.-T. Kang, D. Kolar, B. Min, J. Shen, G. Chindalore, K. Loiko, B. Winstead, S. Williams, H. Gasquet, M. Suhail, K. Broeker, E. Lepore, A. Hardell, W. Malloch, R. Syzdek, Y. Chen, Y. Ju, S. Kumarasamy, H. Liu, L. Lei, and B. Indajang, IEEE Int. Memory Workshop (IMW), Monterey, USA, May 2011, pp. 79-82.
  10. S.-T. Kang, B. Winstead, J. Yater, M. Suhail, G. Zhang, C.-M. Hong, H. Gasquet, D. Kolar, J. Shen, B. Min, K. Loiko, A. Hardell, E. LePore, R. Parks, R. Syzdek, S. Williams, W. Malloch, G. Chindalore, Y. Chen, Y. Shao, L. Huajun, L. Louis, and S. Chwa, IEEE Int. Memory Workshop (IMW), Monterey, USA, May 2012, pp. 131-134.
  11. C. Castro, S. Schamm-Chardon, B. Pecassou, A. Andreozzi, G. Seguini, M. Perego, and G. Benassayag, Nanotechnology 24, 075302 (2013).
  12. K. W. Guarini, C. T. Black, Y. Zhang, I. V. Babich, E. M. Sikorski, and L. M. Gignac, IEDM Tech. Digest (IEEE) 541, (2003).
  13. S. Paul, C. Pearson, A. Molloy, M. A. Cousins, M. Green, S. Kolliopoulou, P. Dimitrakis, P. Normand, D. Tsoukalas, and M. C. Petty, Nano Lett. 3, 533-536 (2003).
  14. P. Dimitrakis, P. Normand, D. Tsoukalas, C. Pearson, J. H. Ahn, M. F. Mabrook, D. A. Zeze, M. C. Petty, K. T. Kamtekar, C. Wang, M. R. Bryce, and M. Green, J. Appl. Phys. 104, 044510 (2008).
  15. J. Ouyang, Org. Electron. 14, 665-675 (2013).
  16. H.-T. Lin, Z. Pei, J.-R. Chen, C.-P. Kung, Y.-C. Lin, C.-M. Tseng, and Y.-J. Chan, IEDM Tech. Digest (IEEE) 233-236 (2007).
  17. P. Dimitrakis, P. Normand, and D. Tsoukalas, Si nanocrystal memories, in: Silicon Nanophotonics, edited by L. Khriachtchev (Pan Publishing, Singapore, 2008), chap. 8.
  18. P. Dimitrakis, P. Normand, C. Bonafos, E. Papadomanolaki, and E. Iliopoulos, Appl. Phys. Lett. 102, 053117 (2013).
  19. C. Bonafos, M. Carrada, G. Benassayag, S. Schamm- Chardon, J. Groenen, V. Paillard, B. Pecassou, A. Claverie, P. Dimitrakis, E. Kapetanakis, V. Ioannou-Sougleridis, P. Normand, B. Sahu, and A. Slaoui, Mater. Sci. Semicond. Process. 15, 615-626 (2012).
  20. M. She, and T.-J. King, IEEE Trans. Electron Device 50, 1934-1940 (2003).
  21. T.-H. Hou, C. Lee, V. Narayanan, U. Ganguly, and E. C. Kan, IEEE Trans. Electron Devices 53, 3095 (2006).
  22. P. Dimitrakis, P. Normand, C. Bonafos, E. Papadomanolaki, and E. Iliopoulos, in: Materials and Physics of Emerging Nonvolatile Memories, edited by E. Tokumitsu, Y. Fujisaki, P. Dimitrakis, and M. Kozicki, Mater. Res. Soc. Symp. Proc., Vol. 1430 (Oxford University Press, NY, USA), mrss12- 1430-e02-02.
  23. I. Hanafi, S. Tiwari, and I. Khan, IEEE Trans. Electron Devices 43, 1553 (1996).
  24. C. Bonafos, M. Carrada, N. Cherkashin, H. Coffin, D. Chassaing, G. Ben Assayag, A. Claverie, T. Müller, K. H. Heinig, M. Perego, M. Fanciulli, P. Dimitrakis, and P. Normand, J. Appl. Phys. 95, 5696-5702 (2004).
  25. P. Normand, E. Kapetanakis, P. Dimitrakis, D. Tsoukalas, K. Beltsios, N. Cherkashin, C. Bonafos, G. Benassayag, H. Coffin, A. Claverie, V. Soncini, A. Agarwal, and M. Ameen, Appl. Phys. Lett. 83, 168-170 (2003).
  26. C. Bonafos, H. Coffin, S. Schamm, N. Cherkashin, G. Ben Assayag, P. Dimitrakis, P. Normand, M. Carrada, V. Paillard, and A. Claverie, Solid-State Electron. 49, 1734-1744 (2005).
  27. M. Perego, S. Ferrari, M. Fanciulli, G. Ben Assayag, C. Bonafos, M. Carrada, and A. Claverie, Appl. Surf. Sci. 231- 232, 813-816 (2004).
  28. D. Tsoukalas, P. Dimitrakis, S. Koliopoulou, and P. Normand, Mater. Sci. Eng. B 124-125, 93-101 (2005).
  29. D. K. Schroder, Semiconductor Material and Device Characterization, 3rd ed. (Wiley-Interscience, New York, 2006).
  30. C. J. Nicklaw, M. P. Pagey, S. T. Pantelides, D. M. Fleetwood, R. D. Schrimpf, K. F. Galloway, J. E. Wittig, B. M. Howard, E. Taw, W. H. McNeil, and J. F. Conley, IEEE Trans. Nucl. Sci. 47, 2269-2275 (2000).
  31. P. Dimitrakis, C. Bonafos, S. Schamm, P. Normand, and G. Ben Assayag, Mater. Res. Soc. Symp. Proc., Vol. 1250, edited by C. Bonafos, Y. Fujisaki, P. Dimitrakis, and E. Tokumitsu (MRS, Warrendale, PA, USA, 2010), 1250-G01-02.
  32. H. C. Card and M. I. Elmasry, Solid-State Electron. 19, 863- 870 (1976).
  33. P. Dimitrakis, E. Kapetanakis, D. Tsoukalas, D. Skarlatos, C. Bonafos, G. Ben Asssayag, A. Claverie, M. Perego, M. Fanciulli, V. Soncini, R. Sotgiu, A. Agarwal, M. Ameen, and P. Normand, Solid-State Electron. 48, 1511-1517 (2004).
  34. P. Dimitrakis and P. Normand, Mater. Res. Soc. Symp. Proc. 830, D5.1C (2005).
  35. M. Compagnoni, D. Ielmini, A. S. Spinelli, A. L. Lacaita, C. Previtali, and C. Gerardi, IEEE IRPS 506 (2003).
  36. M. Zhu, J. Zhu, J. M. Liu, and Z. G. Liu, Appl. Phys. A 80, 135-139 (2005).
  37. S. Huang, S. Banerjee, R. T. Tung, and S. Oda, J. Appl. Phys. 93, 576 (2003).

Related papers

GaN quantum-dots integrated in the gate dielectric of metal-oxide-semiconductor structures for charge-storage applications
Pascal Normand

Applied Physics Letters, 2013

In this paper, we review the fabrication and the electrical characteristics of metal-insulator-semiconductor (MIS) devices with semiconductor quantum dots (QD) embedded into the gate dielectric. Our results originate from experiments performed the last decade and cover Si QDs realized by low-energy ion-beam synthesis (IBS) as well as GaN QDs formed by molecular beam deposition (MBD). Besides the basic capacitance-to-voltage (C-V) and current-to-voltage (I-V) characterization, the memory properties of the fabricated MIS devices were investigated in terms of memory window under pulse operation and charge retention. The optimization of Si-QD memory cells is reviewed and a methodology for both the extraction of various device parameters and the identification of mechanisms governing the charge loss process are presented. GaN QDs, which exhibit negative conduction band-offset with respect to the Si conduction band, offer an interesting alternative to Si QDs as discussed herein based on our investigations of GaN-QD capacitors fabricated by a complementary-metal-oxide-semiconductor (CMOS) compatible process.

View PDFchevron_right
Nanoparticle-based memories : concept and operation principles
Panagiotis Dimitrakis

In this paper, we review the fabrication and the electrical characteristics of metal-insulator-semiconductor (MIS) devices with semiconductor quantum dots (QD) embedded into the gate dielectric. Our results originate from experiments performed the last decade and cover Si QDs realized by low-energy ion-beam synthesis (IBS) as well as GaN QDs formed by molecular beam deposition (MBD). Besides the basic capacitance-to-voltage (C-V) and current-to-voltage (I-V) characterization, the memory properties of the fabricated MIS devices were investigated in terms of memory window under pulse operation and charge retention. The optimization of Si-QD memory cells is reviewed and a methodology for both the extraction of various device parameters and the identification of mechanisms governing the charge loss process are presented. GaN QDs, which exhibit negative conduction band-offset with respect to the Si conduction band, offer an interesting alternative to Si QDs as discussed herein based on our investigations of GaN-QD capacitors fabricated by a complementary-metal-oxide-semiconductor (CMOS) compatible process.

View PDFchevron_right
Nanocrystal Memory Device Utilizing GaN Quantum Dots by RF MBE
Pascal Normand

MRS Proceedings, 2010

The growth of GaN-QDs by radio frequency plasma assisted molecular beam deposition (RF-MBD) on thin SiO 2 films for non-volatile memories (NVM) applications is demonstrated. Thermal budget modification during the deposition allows tuning of the size and density of the QDs. Preliminary electrical characterization of GaN-QD MOS devices reveals efficient electron injection at very low voltages from the Si accumulation layer to the QDs. The observed limitation in hole injection relates adequately to the energy band diagram of the structure.

View PDFchevron_right
GaN quantum dots as charge storage elements for memory devices
Panagiotis Dimitrakis

MRS Proceedings, 2012

ABSTRACT

View PDFchevron_right
Memory effects in MOS devices based on Si quantum dots
Salvatore Lombardo

Materials Science and Engineering: C, 2003

Silicon quantum dots have been deposited on top of a 3-nm tunnel oxide by Low Pressure Chemical Vapour Deposition (LPCVD) and coated with a 7-nm Chemical Vapour Deposited (CVD) oxide. This stack was then incorporated in Metal-Oxide-Semiconductor structure and used as floating gate of a memory cell. The presence of 3 nm of tunnel oxides allows the injection of the charge by direct tunnel (DT) using low voltages for both program and erase operations. The charge stored in the quantum dots is able to produce a well-detectable flat band shift in the capacitors or, equivalently, a threshold voltage shift in the transistors. Furthermore, due to the presence of SiO 2 between the grains, the lateral charge loss is reduced and, thus, long retention time are possible. In this work we present good memory action characterised by low write voltages, write times of the order of milliseconds and long retention time in spite of the low tunnel oxide thickness.

View PDFchevron_right

Related topics

  • Materials Engineering
  • Condensed Matter Physics
  • Nanotechnology
    • 580 California St., Suite 400
    San Francisco, CA, 94104
    © 2025 Academia. All rights reserved