Academia.eduAcademia.edu

Outline

Supplemental cryptographic hardware for smart cards

2001, IEEE Micro

https://doi.org/10.1109/40.977755

Abstract
sparkles

AI

The paper discusses the architecture and characteristics of smart card microcontrollers, highlighting the integration of cryptographic hardware to enhance security. It focuses on the implementation of the Rijndael algorithm and its synthesis results, detailing the efficiency in area and throughput for different components. The research underlines the importance of parallel processing in cryptographic applications, aiming to improve the performance of smart cards through advanced hardware design.

References (10)

  1. W. Rankle and W. Effing, Smart Card Handbook, 2nd ed., John Wiley & Sons, New York, 2000.
  2. M. Hendry, Smart Card Security and Applications, Artech House, Boston, 1997.
  3. P. Kocher, J. Jaffe, and B. Jun, "Differential Power Analysis," Advances in Cryptology (Crypto 99), M. Wiener, ed., Lecture Notes in Computer Science 1666, Springer-Verlag, Heidelberg, Germany, 1999, pp. 388-397.
  4. The Intel Random Number Generator, technical report, Intel, 1999.
  5. C.S. Petrie and J.A. Connelly, "A Noise- Based IC Random Number Generator for Applications in Cryptography," IEEE Trans. Circuits and Systems I, vol. 47, no. 5, May 2000, pp. 615-621.
  6. V. Bagini and M. Bucci, "Design of Reliable True Random Number Generator for Cryptographic Applications," Cryptographic Hardware and Embedded Systems (CHES 99), Lecture Notes in Computer Science 1717, Springer-Verlag, Heidelberg, Germany, 1999, pp. 204-218.
  7. R. Luzzi, "System Architecture and Specification Definition: RNG1," Report Electronic Eng. Dept., Univ. Rome, La Sapienza, Dec. 2000.
  8. J. Daemen and V. Rijmen, "The Rijndael Block Cipher: AES Proposal," Proc. 1st AES Candidate Conf., 1998; http://www.esat. kuleuven.ac.be/~rijmen/rijndael.
  9. M. Bean et al., "Hardware Performance Simulations of Round 2 Advanced Encryption Standard Algorithms;" http://csrc.nist.gov/encryption/aes/round2/N SA-AESfinalreport.pdf (current Nov. 2001).
  10. H. Kuo and I. Verbauwhede, "Architectural Optimization for a 1.82-Gbits/sec VLSI Imple- mentation of the AES Rijndael Algorithm," Cryptographic Hardware and Embedded Sys-