Academia.eduAcademia.edu

Outline

FE-I4 chip design

2010, Proceedings of VERTEX 2009 (18th workshop) — PoS(VERTEX 2009)

https://doi.org/10.22323/1.095.0027

Abstract

FE-I4 is the new ATLAS pixel chip developed for use in upgraded luminosity environments, in the framework of the Insertable B-Layer (IBL) project but also for the outer pixel layers of Super-LHC. It is designed in a 130 nm CMOS process and is based on an array of 80 by 336 pixels, each 50×250 μm 2 for an overall size of about 19×20 mm 2. Each pixel consists of analog and synthesized digital sections. The analog pixel section is designed for low power consumption and compatibility to several sensor candidates. The digital architecture is based on a 4 pixel unit called region, which allows for a power-efficient, low recording inefficiency design, and provides a solution to record hits timewalk-free. A mixture of techniques is used for yield enhancement. The chip periphery contains a control block, a command decoder and global memory, powering blocks, a data reformatting unit, an asynchronous storage FIFO, an 8b10b coder and a clock multiplier unit, which allows data transmission up to 160 Mb/s for the IBL.

References (10)

  1. G. Aad et al., The ATLAS experiment at the Large Hadron Collider, JINST 3, S08003 (2008)
  2. G. Aad et al., ATLAS pixel detector electronics and sensor, JINST 3, P07007 (2008)
  3. D. Arutinov et al., Digital Architecture and Interface of the new ATLAS Pixel Front-End IC for Upgraded Luminosity, IEEE Trans. Nucl. Sci. 56, 2 (2009)
  4. F. Faccio and G. Cervelli, Radiation-induced edge effects in deep submicron CMOS transistors, IEEE Trans. Nucl. Sci. 52, 6 (2005)
  5. M. Karagounis et al., Development of the ATLAS FE-I4 pixel readout IC for b-layer upgrade and Super-LHC, "Proceedings of the Topical Workshop on Electronics for Particle Physics 2008", in Naxos 2008, Electronics for particle physics, CERN-2008-008: 70-75 (2008)
  6. R. Beccherle et al., MCC : The Module Controller Chip for the ATLAS Pixel Detector, Nucl. Instrum. Meth. A 492, 117-133 (2002)
  7. A. Grillo et al., I/O Choices for the ATLAS IBL, ATLAS upgrade document
  8. A. Widmer and P. Franaszek, A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code, IBM J. Res. Develop., Vol. 27, 5 (1983)
  9. A. Kruth et al., Charge Pump Clock Generation PLL for the Data Output Block of the Upgraded ATLAS Pixel Front-End in 130 nm CMOS, "Proceedings of the Topical Workshop on Electronics for Particle Physics 2009", in Paris 2009, Electronics for particle physics, CERN-2009-006: 548- 552 (2009)
  10. M. Menouni et al., Design and measurements of SEU tolerant latches, "Proceedings of the Topical Workshop on Electronics for Particle Physics 2008", in Naxos 2008, Electronics for particle physics, CERN-2008-008: 402-405 (2008)